




Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423

Phone: 775.783.4940 Fax: 775.783.4947

PAD FUNCTION



The information for this layout is believed to be correct at the time of issue.

Please verify your requirements prior to commencement of any assembly process, as no liability for omission or error can be accepted.

All devices supplied against this padlayout will comply with the physical dimensions shown, to a tolerance of ± 3 mils.

Chip back potential is the level at which bulk silicon is maintained either by bond pad connection or in some cases the potential to which the chip back must be connected if stated above.

Pad positions shall obey the following rules:

1. Pad functions shall not change sequence and shall agree with the above definitions.
2. No pad function shall move by more than 1mm from the position shown.
3. No pad function shall move from a corner, and another move into that corner, even if the above constraints are met.

Note: 1 mil = 0.001 inch

<u>APPROVED</u> IAN HARVEY DATE: 16/8/1985	54LS32 NATIONAL SEMICONDUCTOR	<u>DIE INFORMATION</u> DIMENSIONS (Mils): 37 x 32 BOND PADS: MASK. REF: GEOMETRY: BACK POTENTIAL:
<u>SERIAL/ISSUE NO.</u> 003874		<u>METALLISATION/THICKNESS (KA)</u> TOP: BACK: